

PCI Express Ethernet Network Interface Card – Revision 2.1

# syn1588® PCIe NIC

# **Data Sheet**

Version 4.5 - June 29th 2022

# Oregano Systems - Design & Consulting GesmbH

A Meinberg Company

Franzosengraben 8, A-1030 Vienna

P: +43 (676) 84 31 04-300

@: contact@oregano.at

W: http://oregano.at



# 0 Legals

Copyright © 2008-2022 Oregano Systems - Design & Consulting GmbH

ALL RIGHTS RESERVED.

Oregano Systems does not assume any liability arising out of the application or use of any product described or shown herein nor does it convey any license under its patents, copyrights, or any rights of others.

Licenses or any other rights such as, but not limited to, patents, utility models, trademarks or trade names, are neither granted nor conveyed by this document, nor does this document constitute any obligation of the disclosing party to grant or convey such rights to the receiving party.

Oregano Systems reserves the right to make changes, at any time without notice, in order to improve reliability, function or design. Oregano Systems will not assume responsibility for the use of any circuitry described herein.

All trademarks used in this document are the property of their respective owners.



# 0.1 Contents

Ρ	CI Exp	ores	s Ethernet Network Interface Card – Revision 2.1 1
Sy	/n158	8® F	PCIe NIC1
	Data	She	eet1
0	Leg	gals .	2
	0.1	Co	ntents3
	0.2	Lis	t of Figures4
	0.3	Lis	t of Tables4
1	Ove	ervie	ew5
	1.1	Fur	nctional description5
2	Fea	ature	es6
	2.1	NIC	C Features6
	2.2	IEE	E1588 Features6
	2.2	2.1	Timestamping8
	2.2	2.2	User Programmable Events8
	2.3	На	rdware Options9
3	Blo	ck [	Diagram9
4	Me	chai	nics10
5	Ele	ctric	al Interface Specification
	5.1	ES	D13
	5.2	Po	wer Supply13
	5.3	SF	P Ethernet Interface (J4)
	5.4	Us	er Interface (X4 - X7)14
	5.4	4.1	SMA Output Characteristics
	5.4	4.2	SMA Input Characteristics
	5.5	Ext	ternal clock Input Interface (X8)15
	5.6	Pro	oduction Test (J1)16
6	Env	viron	mental17
	6.1	Ter	mperature17
	6.2	Нυ	midity 17



	6.3	Weight	17
7	Ins	stalling the syn1588 <sup>®</sup> PCIe NIC Hardware	18
	7.1	Installation	18
8	So	oftware	19
	8.1	Driver	19
	8.2	syn1588 <sup>®</sup> PTP Stack	19
9	Fu	ırther Information	20
0	.2 l	List of Figures	
Fi	gure	1: syn1588 <sup>®</sup> PCle NIC – Revision 2.1	5
Fi	gure	2: syn1588 <sup>®</sup> PCle NIC: block diagram	9
Fi	_	3: syn1588 <sup>®</sup> PCle NIC Revision 2.1: dimensions & placement of connectors (all dimen	
Fi	gure	4: syn1588® PCIe NIC Revision 2.1: connectors	11
Fi	gure	5: syn1588® PCle NIC: PCl bracket options	12
0	.3 I	List of Tables	
Ta	able <sup>-</sup>	1 Power supply DC characteristics	13
Τá	able 2	2 Supported SFP transceiver modules	13
Τa	able 3	3 SMA Output Characteristics	15
Ta	able 4	4 SMA Input Characteristics	15
Τá	able 5	5 External Clock Input Characteristics	15
Τá	able 6	6 Driver software: supported OS	19



#### 1 Overview

#### 1.1 Functional description

The syn1588® PCIe NIC is a 100/1000 Mbit Ethernet network interface card (1-lane PCI Express low-profile card) with enhancements to provide the network node with accurate clock synchronization via Ethernet following the IEEE1588 standard.



Figure 1: syn1588® PCIe NIC - Revision 2.1

The syn1588® PCIe NIC is using the Oregano Systems syn1588® technology for time stamping of arbitrary network packets. The timestamping unit is fully user configurable enabling any type of packet timing application. The syn1588® PCIe NIC provides full support for IEEE1588-2002 as well as IEEE1588-2008 specific features like the patented on-the-fly timestamping mechanism (one-step mode).



#### 2 Features

The following features are based on the hardware build ID 840 of the syn1588® PCle NIC – Revision 2.1. Other build versions of the syn1588® PCle NIC will offer somewhat different capabilities. Please contact Oregano Systems support for details.

#### 2.1 NIC Features

- Standard 100/1000 Mbps Ethernet network card following IEEE802.3-2005
- 1-lane PCI Express (PCIe) low-profile card
- Compliant to PCI Express version 2.0 (5 Gbit/s)
- Compatible with PCI Express version 1.1 (2.5 Gbit/s)
- SFP type network interface
  - Supporting 100/1000 Mbit operation for copper SFP transceiver modules
  - Supporting 1000BASE-X for fiber SFP transceiver modules
- Automatic cross-over detection function (MDI/MDI-X)
- 16 kByte Ethernet transmit FIFO buffer, 64 kByte Ethernet receive FIFO buffer
- VLAN and IPv6 support
- Promiscuous mode supported
- Up to four user programmable SMA connectors
- Driver software available for Linux and Windows. Both 32 bit and 64 bit systems are supported.

#### 2.2 IEEE1588 Features<sup>1</sup>

- Fully IEEE1588-2002, IEEE1588-2008 and IEEE1588-2019 compliant
- Support for Oregano Systems' patented syn1588® technology:
- On-the-fly timestamping while sending or receiving time sync packets (1-step mode)
- IEEE1588 hardware clock the IEEE1588 clock is fully maintained in hardware
- Clock servo operation is controlled by the software without real-time requirements
- IEEE1588 hardware clock utilizes IEEE1588 time format
- Software does not need to run time format conversions
- syn1588® clock frequency is 125 MHz
- All real-time functions for IEEE1588 are implemented in hardware eliminating real-time constraints for the syn1588® PTP Stack
- IEEE1588 master and slave operation supported<sup>2</sup>

<sup>&</sup>lt;sup>1</sup> Requires the Oregano Systems syn1588® PTP Stack to run the protocol engine.

<sup>&</sup>lt;sup>2</sup> Oregano Systems generally recommends using the high-stability OCXO option for all master applications.



- High quality TCXO oscillator
  - o Initial tolerance: 1.5ppm
  - o Holdover performance: better than 50ns/s
- Optional high-stability OCXO oscillator
  - o Initial tolerance: 0.5ppm
  - o Holdover performance: Stratum 3E compliant
- Optional clock input to drive the syn1588<sup>®</sup> clock 3V3 level, SMA, selected clock frequencies)
- 1 PPS output signal<sup>3</sup>
- One pulse per second, rising edge, if seconds wrap in the IEEE1588 hardware clock
- Programmable interrupt conditions
- Up to four programmable input/output signals available on SMA connectors (50  $\Omega$ , 3V3 LVCMOS signal levels):
- 1PPS input and/or output
- Up to two EVENT inputs
- Up to two TRIGGER outputs
- Up to two PERIOD outputs
- IRIG-B007 output data stream generation (DCLS signal, no carrier, BCD + BCD\_Year + SBS)
- Optional IRIG-B007 input decoding (DCLS signal, no carrier, BCD + BCD\_Year)
- On-board jitter cleaner PLL for generating accurate, synchronized single-ended frequencies up to 156.25 MHz
- Connectivity to an external GPS receiver via the 1 PPS input as well as a serial port of the host PC for external synchronization
  - Serial port not included in the syn1588<sup>®</sup> PCle NIC
  - NMEA-0183 RMC messages required
- Binary run-time license for syn1588® PTP Stack included
- Several utilities are available for accessing registers, synchronizing the node's system clock, or synchronizing to an external GPS receiver.
- Software APIs are available allowing the user to write custom software including interrupt service routines accessing the syn1588® functions, accessing all hardware clock related functions and controlling/observing the syn1588® PTP Stack
- syn1588<sup>®</sup> Linux Live System for fast testing of the syn1588<sup>®</sup> PCle NIC without the need of software installation. Just install the syn1588<sup>®</sup> PCle NIC in your node and boot the PC using the syn1588<sup>®</sup> Linux Live System

<sup>&</sup>lt;sup>3</sup> Constant delay of three clock periods to the external output signal. Minimum pulse width is 100 µs.



#### 2.2.1 Timestamping

- Programmable timestamping unit on Ethernet receive and transmit path for time stamping IEEE1588 packets
- Independent timestamp FIFOs for Ethernet receive path (256 words) and Ethernet transmit path (16 words) allows timestamping of multiple dense packets without losing data thus removing the software real-time requirements
- Patented on-the-fly timestamping for 1-step operation on Ethernet transmit path
- 1-step timestamping just supported for 100 Mbit and 1000 Mbit full duplex operation
- Timestamping supported for VLAN as well as IPv6 operation
- Timestamping of two external input signals EVENT: On the rising edge of these external signals a timestamp will be drawn
- For EVENT0 input a 16-entry timestamp FIFO is implemented allowing timestamping of dense events with a distance of just 100 ns
- Extremely high timestamp resolution of 4 ns

#### 2.2.2 User Programmable Events

- TRIGGER: Two user programmable single event output signals may be generated
- These TRIGGER signals change their respective state at a programmable time that is derived from the highly accuracy IEEE1588 hardware clock
- TRIGGER0 output is controlled by a 16-entry FIFO providing support for dense event sequences without imposing real-time requirements on the software
- Resolution of all TRIGGER events is +/-4 ns
- Maximum TRIGGER event duration is 32 bit seconds
- PERIOD: Two user programmable periodical output signals may be generated that are derived from the highly accuracy IEEE1588 hardware clock
- The frequency may be selected in the range of mHz to 156.25 MHz
- The resolution of all PERIOD events is 2<sup>-16</sup> ns, i.e. 0,0153 ps
- The maximum PERIOD duration is 65535 seconds (16 bit)



#### 2.3 Hardware Options

- High-stability OCXO (0.05 ppm) for master operations or high accuracy applications.
- Video Add-on board
- External clock input for the PTP hardware clock

# 3 Block Diagram




Figure 2: syn1588® PCle NIC: block diagram

The syn1588® PCIe NIC basically consists of a single FPGA containing the following IP cores:

- 100/1000 Mbps Ethernet Media Access Controller (MAC)
- syn1588® Clock\_M IP Core
- PCle interface



# 4 Mechanics

The following figure shows the dimensions of the syn1588® PCle NIC board revision 2.1.




Figure 3: syn1588® PCIe NIC Revision 2.1: dimensions & placement of connectors (all dimensions are in mm)

Please note that the position of the connectors did not change with respect to the previous revision 1.5 and 2.0 of the syn1588® PCIe NIC.







Figure 4: syn1588® PCIe NIC Revision 2.1: connectors

Oregano Systems offers two different types of brackets for the syn1588® PCIe NIC to facilitate any type of mounting situation:

- Low-profile bracket with 2 SMA connectors (default option)
- Standard bracket with 2 SMA connectors





Low-profile PCI bracket

Standard PCI bracket

Figure 5: syn1588® PCIe NIC: PCI bracket options



# 5 Electrical Interface Specification

#### 5.1 **ESD**

All user accessible connectors of the syn1588 $^{\circ}$  PCIe NIC are protected against ESD damage following IEC61000-4-2 15 kV air 8 kV contact. The copper Ethernet interface X1 is additionally protected against lightning following IEC61000-4-4 40 A (5/50  $\mu$ s) and IEC61000-4-5 95 A (8/20  $\mu$ s) as well as Bellcore 1089 (intra-building) 100 A (2/20  $\mu$ s).

#### 5.2 Power Supply

The syn1588® PCIe NIC revision 2.1 board is operated using the 3V3 power supplied by the PCI Express edge connector. The oscillators – the TCXO as well as the optional OCXO - are powered by highly stable on-board supply which uses the 12V supplied by the PCI Express edge connector.

DC Characteristics	
Minimum DC 3V3 input voltage	3.0 V
Maximum DC 3V3 input voltage	3.6 V
Maximum DC supply current @ 3,3 V	1.0 A
Minimum DC 12V input voltage	11.5 V
Maximum DC 12V input voltage	12.5 V
Maximum DC supply current @ 12V	0.2 A

Table 1 Power supply DC characteristics

# 5.3 SFP Ethernet Interface (J4)

The SFP interface supports just 1000BASE-X mode using the following SFP transceiver modules.

Vendor	Type Mode		Range	Connector	Order Number
Avago	fiber	1000BASE-X	short (550 m)	LC	AFBR-5710PZ
Avago	fiber	1000BASE-X	long (10 km)	LC	AFCT-5710PZ
Fiberstore	fiber	1000BASE-X	short (550 m)	LC	SFP1G-SX-85
Fiberstore	fiber	1000BASE-X	long (10 km)	LC	SFP1G-LX-31
Finisar	fiber	1000BASE-X	long (10 km)	LC	FTLF1318
Fiberland	fiber	1000BASE-X	short (550 m)	LC	FLD-SG-MMD-1
Fiberland	fiber	1000BASE-X	long (10 km)	LC	FLD-SG-SMD-10
Fiberland	copper	1000BASE-T	100 m	RJ45	FLD-SASG-T

Table 2 Supported SFP transceiver modules



All fiber SFP transceiver modules use the LC connector. Using the SR module (850nm) one typically achieves at least 300 m connection distance using a 62.5/125m MMF. Using the LR module (1310nm) one achieves 10 km connection distance using a 9/125m SMF.

#### 5.4 User Interface (X4 - X7)

There are four connectors available for the user, two SMA and two MMCX connectors. Each connector is configurable as input or output for every implemented signal.

Input signals: event\_0, event\_1, irigb\_input

Output signals: 1PPS, period\_0, period\_1, trigger\_0, trigger\_1, irigb\_output, framesync, jitter-cleaner-PLL.

Additionally, every connector can be used as a buffer or inverter for any other SMA or MMCX connector input.

Default configuration: Two input and two output signals.

• X4: 1 PPS

X7: period\_0 output signalX6: event 0 input signal

• X5: disabled

The output signals deliver a standard 3V3 level 50  $\Omega$  output signal driving a maximum of 20 mA. The input signals expect a standard 3V3 level signal. The output signals may drive two or three standard loads when using correct 50  $\Omega$  cabling.

Two SMA connectors (X4 and X7) are directly available at the PCI bracket while two more connectors (X5 and X6) are available internally. Starting with board revision 2.1 the internal connectors are of MMCX type. Upon request (via the appropriate ordering code) Oregano Systems supplies the cable to directly connect to a SMA port.



#### 5.4.1 SMA Output Characteristics

Output coupling	DC		
Output threshold high	2.8 V min		
Output threshold low	0.4 V max		
Absolute maximum applied voltage	-0 V to 3.465 V		
Output to output skew, synchronous	< 1 ns typical		
Output current	±20 mA max		

**Table 3 SMA Output Characteristics** 

#### 5.4.2 SMA Input Characteristics

Input impedance	50 <b>Ω</b> nominal		
Input coupling	DC		
Voltage level	0 to 3.3 V		
Absolute maximum input voltage	-0.5 V to 4.25 V		
Minimum pulse width	500 ns		
Input threshold high	2.0 V		
Input threshold low	0.8 V		

**Table 4 SMA Input Characteristics** 

# 5.5 External clock Input Interface (X8)

Optionally there is an external clock input available to allow direct driving the syn1588® hardware clock from this external signal.

Input impedance	50 Ω nominal		
Input coupling	DC		
Voltage level	0 to 3.3 V		
Absolute maximum input voltage	-0.5 V to 4.25 V		
Input threshold high	2.0 V		
Input threshold low	0.8 V		

**Table 5 External Clock Input Characteristics** 



# 5.6 Production Test (J1)

The production test connector must be left unconnected while the syn1588® PCle NIC is operated. Note that there is no special ESD protection for this interface.



# 6 Environmental

# 6.1 Temperature

Operating temperature range  $0^{\circ}$  C ... +50° C Storage temperature range  $-40^{\circ}$  C ... +85° C

# 6.2 Humidity

Operating humidity 5% to 80% RH, non-condensing

# 6.3 Weight

Total weight approx. 70 g (without OCXO)

Total weight approx. 75 g (with OCXO)



# 7 Installing the syn1588® PCIe NIC Hardware

The following instructions are general installation guidelines. Consult your computer's user manual for specific instructions and warnings for installing new PCI/PCIe components.

#### Caution

The syn1588® PCle NIC is sensitive to electrostatic discharge that may damage the unit. Please observe ESD protection rules. Do not directly touch the unmounted syn1588® PCle NIC while not being properly grounded. Use the ESD bags provided by Oregano Systems for shipping and storage.

#### 7.1 Installation



• Be sure to have powered–off your PC prior to installing the syn1588® PCle NIC. Failure to do so could endanger you and may damage the syn1588® PCle NIC or computer



- Please be sure to thoroughly ground yourself by means of a grounding strap or by touching a grounded object prior to unpacking the syn1588® PCIe NIC card
- Insert the syn1588® PCIe NIC into the empty PCIe slot and verify that the card is properly inserted and fastened by means of levels or screw of the case
- Plug in the power cord of the computer and power the computer on

The syn1588® PCle NIC card is now installed.

#### Caution

Please note that some BIOS implementations do not allow plugging a 1-lane PCle card into an 8-lane or 16-lane slot. Please consult your BIOS manual in case of troubles.



#### 8 Software

#### 8.1 Driver

The syn1588® PCIe NIC requires a driver software for its operation on your host PC. There are drivers available for Linux and Windows for both 32 bit and 64 bit systems. Currently, the following operating systems are officially supported.

os					
Windows 7 (x32/x64) 1					
Windows 8 (x32/x64) 1					
Windows 10 (x32/x64)					
Windows Server 2003 (x32/x64) <sup>1</sup>					
Windows Server 2008 (x32/x64) 1					
Windows Server 2012 (x32/x64) 1					
Windows Server 2016 (x32/x64)					
Linux kernel version 2.6.32 – 5.13					

Table 6 Driver software: supported OS

Note (1) there is no support for signed drivers for these OS versions. One has to disable secure boot to use the driver on these OS versions. Windows 7 users might need to install KB3033929. Please consult the syn1588® User Guide for further installation instructions.

Please be aware that the current driver versions do not support any power-saving mode like stand-by or hibernation. The syn1588® PCIe NIC needs to be restarted by reloading the driver.

# 8.2 syn1588® PTP Stack

Every syn1588® PCle NIC comes with a binary run-time license of the syn1588® PTP Stack. The syn1588® PTP Stack is available for both Windows and Linux. The syn1588® PTP Stack supports all operating system versions listed in Table 6 Driver software: supported OS

Please refer to the syn1588® User Guide for more information on using syn1588® software.



# 9 Further Information

You are looking for further information not included in this datasheet? Please contact Oregano Systems support! We will be pleased to provide you all the required information.



Franzosengraben 8
A-1030 Vienna
AUSTRIA
https://oregano.at
contact@oregano.at



> Phone: +43 (676) 843104 200 Mail: contact@oregano.at Web: www.oregano.at

GC | @ cadek@oregano.at | +43 676 84 31 04-200 Vienna, January 20<sup>th</sup> 2021

#### **Certificate of Conformance**

The Oregano Systems Ethernet network interface card with IEEE1588 capabilities "syn1588® PCIe NIC" (board revision 2.1) meets the intent of Electromagnetic Compatibility directive 2014/30/EU, Low Voltage directive 2014/35/EU and safety requirements for electrical equipment for measurement, control and laboratory use.

Compliance was demonstrated to the following specifications:

- EN55032:2015
- EN55035:2017
- FCC Part 15 October 2018 edition
- EN 62368-1:2014 + A11:2017
- IEC 62368-1:2018



> Phone: +43 (676) 843104 200 Mail: contact@oregano.at Web: www.oregano.at

GC | @ cadek@oregano.at | +43 676 84 31 04-200 Vienna, January 20<sup>th</sup> 2021

#### **RoHS Certificate of Conformance**

The Oregano Systems' syn1588® products listed below is (are) in compliance with Directive 2011/65/EC and 2015/863/EC on the restriction of the use of certain hazardous substances in electrical and electronic equipment (RoHS and RoHS 3 directives).

- syn1588® Gbit Switch (board revision 1.9)
- syn1588® PCle NIC Revision 2.1
- syn1588<sup>®</sup> VIP Evaluation Board Revision 3
- syn1588® Dual NIC Revision 1.0



> Phone: +43 (676) 843104 200 Mail: contact@oregano.at Web: www.oregano.at

GC | @ cadek@oregano.at | +43 676 84 31 04-200 Vienna, April 19<sup>th</sup> 2021

#### WEEE status of the product

This product is handled as a B2B category product. In order to secure a WEEE compliant waste disposal it has to be returned to the manufacturer. Any transportation expenses for returning this product (at its end of life) have to be incurred by the end user, whereas Oregano Systems will bear the costs for the waste disposal itself.

#### RL 94/62/EG status of the packaging material

This packaging material is handled as a B2B category packaging material. In order to secure a RL 94/62/EG compliant waste disposal it has to be returned to the manufacturer. Any transportation expenses for returning this product have to be incurred by the end user, whereas Oregano Systems will bear the costs for the waste disposal itself.



> Phone: +43 (676) 843104 200 Mail: contact@oregano.at Web: www.oregano.at

GC | @ cadek@oregano.at | +43 676 84 31 04-200 Vienna, January 20<sup>th</sup> 2021

#### Letter of Volatility

The following table shows the non-volatile memories of the syn1588® PCIe NIC – Revision 2.1. Please note that no customer data is stored in these non-volatile memories.

memory	function	size	writeable	user R/W	access restriction
SPI Flash U17 Micron N25Q128A13ESF40G	FPGA configuration storage	128Mbit	yes	no	dedicated firmware update software required, only user configuration may be written, factory default configuration is write protected in hardware
I2C EEPROM U1 ON Semiconductor CAT24AA01TD	MAC address	1kbit	no	no	no write access implemented in hardware



Ref. Certif. No.

AT 4251

IEC SYSTEM FOR MUTUAL RECOGNITION OF TEST CERTIFICATES FOR ELECTRICAL EQUIPMENT (IECEE) OB SCHEME CB TEST CERTIFICATE Product PCI Express Ethernet network interface card Name and address of the applicant Oregano Systems - Design & Consulting GesmbH Franzosengraben 8, 1030 Wien, Austria Oregano Systems - Design & Consulting GesmbH Franzosengraben 8, Name and address of the manufacturer 1030 Wien, Austria Name and address of the factory technosert electronic GmbH Angererweg 7, 4224 Wartberg ob der Aist, Austria c: When more than one fectory, please report on page 2 Additional Information on page 2 Ratings and principal characteristics 3,3Vdc / 1A; 12Vdc / 0,2 A Trademark (If any) Oregano Systems Customer's Testing Facility (CTF) Stage used Model / Type Ref. syn1588 -PCIe NIC Additional Information (if necessary may also be reported on page 2) Additional Information on page 2 A sample of the product was tested and found to be in conformity with IEC 62368-1:2018 As shown in the Test Report Ref. No. which forms part of this Certificate INE-AT/IT-19/134 This CB Test Certificate is issued by the National Certification Body Österreichischer Verband für Elektrotechnik Testing and Certification Kahlenberger Str. PA, 1190 Wien, Austria Digitally signed by W. Martin Email=w.martin@ove.at tore: Dipl.-Ing. W. Martin Date: 2019-10-22

ZVR: 327279890 | www.ove.at